

Design, Machine, Control and Intelligence

MA4832

Basics of ARM Memory



Xie Ming, PhD (France)

http://personal.ntu.edu.sg/mmxie




Remember your mission as MAE graduates ...


You are here to grow your knowledge and skills so as to be able to <u>design</u> machines with controllable behaviors and hopefully in some intelligent ways.

How to fulfill your mission?


► To apply learnt knowledge and skills into the implementation of the following universal blueprint underlying all the intelligent machines or systems.




Why to study?









Created by: MUHAMMAD KAMRAN KHAN

What to learn?

- Programming
- Interfacing

Machine Brain

- 1. ARM's Architecture
- 2. ARM's Memories
- 3. ARM's Data Representation
- 4. ARM's Programming
- 5. ARM's Data Input/Output
- 6. ARM's Data Processing

Microprocessor Systems

<u>Input</u>


- 1. Digital Device Interface
- 2. Analogue Device Interface
- 3. Asynchronous Communication
- 4. Synchronous Communication
- 5. Digital Motion Sensor Interface



Output

- 1. Digital Device Interface
- 2. Asynchronous Communication
- 3. Synchronous Communication
- 4. Digital Actuator Interface
- 5. Digital Motor Interface





How to use?

- To understand data flows inside a microcontroller.
- ► To translate your solutions into data flows.
- To pay attention to <memory address> and <memory data>.
 - Memory Address: Address Label/Name and Address Value.
 - ▶ Memory Data: Data Label/Name and Data Value.

Memory Content

Data


Memory Address


- To pay attention to <memory address> and <memory code>.
 - ▶ Memory Address: Address Label/Name and Address Value.
 - Memory Code: Code Label/Name and Code Value.

Memory Content

Instruction


Memory Address





Example of Using I/O Modules

- Configure Control Registers
- Clear/Monitor Status Registers
- Read/Write Data Registers
- Instructions:
 - ▶ MOV <address of destination>, <source of value>
 - ▶ LDR <address of destination>, <source of value>
 - STR <source of value>, <address of destination>



```
MOV R0, #0x11
MOV R1, #2560
MVN R2, #4
MOVW R3, #0xC0DE
MOVT R3, #0xFEED
MOV R4, R1
```

Word = 2 Bytes

I/O Devices

CPU

Outline

Binary Logic Devices

Memory Construction

- Memory Space in ARM
- Memory-Centric Operations
- Memory-Mapped I/O Devices



Memory

- Memory Content
- 2. Memory Address
- 3. Memory Label

Address bus

М

FPU & ALU

CPU

Instructions/Data

accessed by the CPU

I/O Devices

CPU

Outline

Binary Logic Devices

Memory Construction

- Memory Space in ARM
- Memory-Centric Operations
- Memory-Mapped I/O Devices



Memory

Two-dimensional Space

FPU & ALU


CPU

Instructions/Data

accessed by the CPU

Address bus


М




- 2. Memory Address
- 3. Memory Label

Bit

Knowledge of Transistor (1)



Knowledge of Transistor (2)



Digital computers are binary number systems

Binary Values


▶ 1 (Logic High)

▶ 0 (Logic Low)


Implementation


► +5 V (Logic High)

▶ 0 V (Logic Low)




Memory








Binary Logic Devices




Example: NOT









Logic Gate: Not




More Example

FET = Field Effect Transistor





Logic Gate: Not




Example: AND

AND Gate


 Logic Symbol, Truth Table And Logic Expression



X	Y	$Z = X \cdot Y$	Logic Expression
0	0	0	Truth Table
0	1	0	ITUIT TABLE
1	0	0	
1	1	1	




Logic Gate: AND




More Example


Logic Gate: AND




Α	В	Υ
0	0	0
0	1	0
1	0	0
1	1	1


Example: OR








Memory



1

More Example




Α	В	Υ
0	0	0
0	1	1
1	0	1
1	1	1


Example: XOR

Exclusive-OR gate




A	В	Output
0	0	0
0	1	1
1	0	1
1	1	0





More Example



Α	В	Υ
0	0	0
0	1	1
1	0	1
1	1	0


Example: XNOR

Boolean Expression


Logic Diagram Symbol


Truth Table

X	=	A	\oplus	В





Α	В	Х
0	0	1
0	1	0
1	0	0
1	1	1






Register: Single Bit Device









S	R	CLK	Q(t+1)	Comments
0	0	Х	Q(t)	No change
0	1	↑	0	Reset
1	0	\uparrow	1	Set
1	1		?	Invalid
	,		•	
Rising Edge				

Alternative Circuit of Gated D Latch ...




YouTube Video: https://youtu.be/y7Zf7Bv_J74


More Detail About Rising Edge Trigger ...




More Detail About Falling Edge Trigger ...





Register: 8-Bit Shift Register






Register: 8-Bit Register (One Byte)





Example of 8-Bit Register (One Byte)



I/O Devices

CPU

Outline

▶ Binary Logic Devices

Memory Construction

- Memory Space in ARM
- Memory-Centric Operations
- Memory-Mapped I/O Devices



Memory

Two-dimensional Space

FPU & ALU

CPU

Instructions/Data

accessed by the CPU

Address bus

М

1. Memory Content


- 2. Memory Address
- 3. Memory Label


Bit

SRAM: Single Bit Static RAM

- Write Operation
 - "Write" line is in logic high.
 - Transistor Tr1 is on.
 - \triangleright Q = D

- Read Operation
 - ► "Read" line is in logic high.
 - Transistor Tr5 is on.
 - ▶ B = 1 Q







DRAM: Single Bit Dynamic RAM

- Write Operation
 - "Write" line is in logic high.
 - ► Transistor Tr1 is on.
 - \triangleright Q = D




- "Read" line is in logic high.
- Transistor Tr3 is on.
- ▶ B = Q






RAM: 8-Bit RAM (One Byte)




Flash Memory: 1-Bit Flash Cell





SLC (Single Level Cell)

- 2 charge states
- 1 bit per floating gate transistor


Example








Flash Memory: Write of 1-Bit Flash Cell



Example

NOR Erasing (Set all bits to 1)


Block erasure via tunneling




Example

NOR Writing (Setting 0s)


Hot electron injection



Flash Memory: Read of 1-Bit Flash Cell



Reading Results:
There is no current -> Output is Value 0
There is Current -> Output is Value 1




Voltage applied to control gate

$$V_{T1} > V_{GS} > V_{T0}$$

42

Example: Reading one bit

NOR Reading





Blueprint of Memory Unit

A memory unit consists of a set of bytes. Each byte has eight bits. Each bit has one memory cell for read and write operations.

Memory with 8-bit Data Bus

Memory with 32-bit Data Bus





Address Bus


Input to Memory Unit

- Input of memory unit includes:
 - a) address of a byte, and
 - b) data of one or more bytes.


Address

Two-dimensional Space

- 1. Memory Data
- 2. Memory Address
- 3. Memory Label



Na



Bit

Exercise


- ► A memory unit's address bus has 64 bits. Hence, Na = 64. What is the maximum number of bytes that the memory unit could have?
- Answer:

Address Bus Na


The maximum number of bytes is:

$$2^{64} = 2^{34} \times 2^{10} \times 2^{10} \times 2^{10}$$

$$2^{64} = 18446744073709551616$$



Output from Memory Unit



Address bus


Exercise


A memory unit's address bus has 64 lines. And, its data bus has 32 lines. Hence, Na = 64 and Nd = 32. At one time, how many bytes could the memory unit read or write?

Answer:

Address Bus

At one time, 32/8 = 4 bytes could be read or written.







Endianness of Memory

- ▶ Endianness is the ordering or sequencing of bytes of a word of digital data in computer memory storage or during transmission. Words may be represented in big-endian or little-endian manner. Big-endian systems store the most-significant byte of a word at the smallest memory address and the least significant byte at the largest. A little-endian system, in contrast, stores the least-significant byte at the smallest address.
- Example: (ARM with Linux operating system follows Little endian)

(Imagine: A super room has four small rooms. How to determine the small rooms' keys?)





School of Mechanical & Aerospace Engineering

I/O Devices

CPU

Outline

▶ Binary Logic Devices

Memory Construction

- Memory Space in ARM
- Memory-Centric Operations
- Memory-Mapped I/O Devices



Memory

Memory Content

- 2. Memory Address
- 3. Memory Label

FPU & ALU

CPU

Instructions/Data


accessed by the CPU


Address bus

М

Terminology of ARM

- ARM is a RISC architecture
 - ISA stands for Instruction Set Architecture which are innate
 - RISC stands for Reduced Instruction Set Computer
 - Most instructions execute in a single cycle
 - ARM Instruction Set is 32-bit
 - Thumb Instruction Set is 16/32-bit
- ARM is a 32-bit load-store architecture
 - ▶ 8 bits are called a Byte
 - ▶ 16 bits or two bytes are called a Half Word
 - > 32 bits or four bytes are called a Word
 - ▶ 64 bits or eight bytes are called Double Word
 - ► The only memory accesses are loads and stores





Operation Modes of ARM

ARM Core has seven basic modes

	Control unit + FPU & ALU	C a c h e	Data bus Address bu
,	CPU Instructions accessed by the		

Mode	Description							
Supervisor (SVC)	Entered on reset and when a Supervisor call instruction (SVC) is executed							
FIQ	Entered when a high priority (fast) interrupt is raised							
IRQ	Entered when a normal priority interrupt is raised							
Abort	Used to handle memory access violations							
Undef	Used to handle undefined instructions							
System	Privileged mode using the same registers as User mode							
User	Mode under which most Applications / OS tasks run							

Unprivileged Mode

Privileged Modes

School of Mechanical & Aerospace Engineering

Registers of ARM (1)

ARM Core has a large number of registers


PC: Program Counter

LP: Link Register (saved value of PC)

SP: Stack Pointer

CPSR: Current Program Status Register

SPSR: Saved Program Status Register



Note: System mode uses the User mode register set


Registers of ARM (2)

One program counter register (PC), 30 general purpose registers

and 6 status registers

User/System	Supervisor	Abort	Undefined	Interrupt	Fast interrupt			
R0	R0	R0	R0	R0	R0			
R1	R1	R1	R1	R1	R1			
R2	R2	R2	R2	R2	R2			
R3	R3	R3	R3	R3	R3			
R4	R4	R4	R4	R4	R4			
R5	R5	R5	R5	R5	R5			
R6	R6	R6	R6	R6	R6			
R7	R7	R7	R7	R7	R7			
R8	R8	R8	R8	R8	R8_FIQ			
R9	R9	R9	R9	R9	R9_FIQ			
R10	R10	R10	R10	R10	R10_FIQ			
R11	R11	R11	R11	R11	R11_FIQ			
R12	R12	R12	R12	R12	R12_FIQ			
R13	R13_SVC	R13_ABORT	R13_UNDEF	R13_IRQ	R13_FIQ			
R14	R14_SVC	R14_ABORT	R14_UNDEF	R14_IRQ	R14_FIQ			
PC	PC	PC	PC	PC	PC			

CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
	SPSR_SVC	SPSR_ABORT	SPSR_UNDEF	SPSR_IRQ	SPSR_FIQ



Program Status Register: R16

31	30	29	28	27	26 25	24	23 20	19 16	15	10	9	8	7	6	5	4	0
N	Z	С	V	Q	Res	J	RESERVED	GE[3:0]	RESERVED		Е	A	Ι	F	Т	M[4:0]	

Flag Field

N Negative result from ALU

Z Zero result from ALU

C ALU operation caused Carry

V ALU operation oVerflowed

Q ALU operation saturated

J Java Byte Code Execution


GE: Greater than or Equal Status Flags

Control bits										
I	1: disables IRQ									
F	1: disables FIQ									
Т	1: Thumb, 0: ARM									

Mode bits M[4:0}										
0b10000	User									
0b11111	System									
0b10001	FIQ									
0b10010	IRQ									
0b10011	SVC(Supervisor)									
0b10111	Abort									
0b11011	Undefined									


Cortex M4's Status Register


GE: Greater than or Equal Status Flags




School of Mechanical & Aerospace Engineering

Memory Inside TM4C123G





School of Mechanical & Aerospace Engineering



ARM Cortex-M's Memory Space

- On-chip Memory Sub-space
- Off-chip Memory Sub-space
- Private Memory Sub-space

Cortex-M Memory Memory Space 0xFFFFFFFF Vendor **Private Memory Sub-space** Specific Memory External Device External CPU Device External RAM External RAM I/O Devices Peripheral SRAM On-chip Memory Sub-space Code 0x00000000

Address

Two-dimensional Space

- Memory Data
- 2. Memory Address
- 3. Memory Label

Bit

- 32-bit addresses support 4 GiB memory space
- Code, data, and I/O share same memory space
- Data types are bytes, halfwords, and words
- Memory addresses are byte addresses
- Predefined regions have distinct characteristics
 - Executable
 - Device or Strongly-ordered
 - Shareable


Analogy:

- 1. Main Building with Guest Rooms.
- 2. Annex Buildings with Functional Rooms.

On-chip Memory Sub-space in ARM

Cortex-M Memory

On-chip Memory Space



Address

Two-dimensional Space

- 1. Memory Data
- 2. Memory Address
- 3. Memory Label

Bit

- On-chip code, data, and I/O are located in the first
 1.5 GiB of memory space
- Each is allocated 0.5 GiB
- May use physically separate buses for each space

Analogy:

- 1. Main Building with Guest Rooms.
- 2. Annex Buildings with Functional Rooms.

Off-chip Memory Sub-space in ARM

Cortex-M Memory

Off-chip Memory Space

External Device

External Device

External RAM

External RAM

0xDFFFFFFF

0xA0000000 0x9FFFFFF

0x60000000

Address

Two-dimensional Space

- Memory Data
- Memory Address
- Memory Label

Bit

- 1 GiB reserved for each of off-chip data and off-chip devices
- Off-chip memory bus requires many pins
- Off-chip memory access time usually slower and uses more power

Analogy:

- Main Building with Guest Rooms.
- Annex Buildings with Functional Rooms.

Private Memory Sub-space in ARM

Cortex-M Memory

Private Memory Space

Vendor Specific 0xE0100000 0xE00FFFFF Private Peripherals 0xE0000000

0xFFFFFFFF

Private Peripheral Bus occupies 1 MiB space

Registers that control peripherals that are a mandatory part of the Cortex-M architecture are mapped here.

- Nested Vectored Interrupt Controller (NVIC)
- System Tick Timer (SysTick)
- Fault status and control
- Processor debugging

Address

Two-dimensional Space

- Memory Data
- **Memory Address**
- **Memory Label**

Memory CPU I/O Devices

Bit

School of Mechanical & Aerospace Engineering

I/O Devices

CPU

Outline

Binary Logic Devices

Memory Construction

- Memory Space in ARM
- **Memory-Centric Operations**
- Memory-Mapped I/O Devices



Memory

Memory Content

- **Memory Address**
- 3. Memory Label

Address bus

М

FPU & ALU

CPU

Instructions/Data

accessed by the CPU

Types of Values inside Memory

Values of Data/Codes

$$x = 10.0$$
;

$$y = 5.0$$
;

$$z = x + y$$
;

Values of Addresses


$$y = \&b *y = b;$$

$$z = &c *z = c;$$

An *ampersand* is a logogram "&" representing the conjunction word "and". In C, it means the address of a variable.

School of Mechanical & Aerospace Engineering

Example



ARM's Instruction Format

Opcodes & Operands

Instructions comprises; 4-byte instruction; of **Opcode** and **Operands**

31 30 29 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1;	3 1	2 11	10	9	8	7	6	5	4	3	2	1	0		
Cond	0	0	1		Орс	ode)	s		Rı	n			F	Rd			Operand2												
Cond	0	0	0	0	0	0	Α	S		R	d		Rn					ı	₹s		1	0	0	1		F	Rm			
Cond	0	0	0	0	1	U	Α	s		Rd	Hi		RnLo					F	₹n		1	0	0	1	Rm					
Cond	0	0	0	1	0	В	0	0		Rn			Rd				0	0	0	0	1	0	0	1		Rm				
Cond	0	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	1		F	₹n			
Cond	0	0	0	Р	U	0	W	L		Rn				Rd				0	0	0	1	s	Н	1		F	Rm			
Cond	0	0	0	Р	U	1	W	L		Rı	n		Rd				Of	fset		1	s	Н	1		Offset					
Cond	0	1	1	Р	U	В	W	L		Rd							Off	set												
Cond	0	1	1							1																				
Cond	1	0	0	Р	U	s	W	L		Rı	n								Re	egist	ter L	_ist								
Cond	1	0	1	L												С	ffse	t												
Cond	1	1	0	Р	U	N	W	L		Rı	n			С	Rd			C	P#					Of	Offset					
Cond	1	1	1	0		СР	Оро	:		CRn				С	Rd			CP#			CP#			0		CRm				
Cond	1	1	1	0	С	РΟ	рс	L		CRn				F	Rd			C	P#			CP#	1		С	Rm				
Cond	1	1	1	1	Ignored by processor																									
31 30 29 28	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																													


PSR Transfer Multiply Multiply Long Single data swap Branch and exchange Halfword data transfer: register offset Halfword data transfer: immediate offset Single data transfer Undefined Block data transfer Branch Coprocessor data transfer Coprocessor data Operation Coprocessor register Transfer


Software Interrupt

Data processing/

ARM's Instruction Format (continued)


- Format 1: Opcode DestReg, Operand2
- Format 2: Opcode DestReg, SrcReg, Operand2
- Example: The Move Instruction





Example of Move Data inside ARM

The Move Instruction




```
MOV
     RO. #0x11
MOV
     R1,
         #2560
MVN
     R2, #4
MOVW R3, #0xC0DE
MOVT R3, #0xFEED
     R4. R1
MOV
```

Two-dimensional Space


- Memory Data
- **Memory Address**
- 3. Memory Label

Bit

Example of Load Operation in ARM




Example of Store Operation in ARM



More Example

Explain the meaning of the last instruction.



Example of Addition in ARM

Arithmetic Operators

Addition

In assembly we write:


ADD R1, R0, R0 ADD R2, R0, #2

Address

Two-dimensional Space

- 1. Memory Data
- 2. Memory Address
- 3. Memory Label

0×000000002	R0
0x00000004	R1
0x00000004	R2
0x40000000	R3
0x60000000	R4
	R5
	R6
	R7
	R8
	R9
	R10
	R11
	R12
	R13
	R14
	R15



0x5FFFFFFF

0x40000000


0x3FFFFFFF

0x20000000 0x1FFFFFF

0x00000000

Bit

Example of Multiplication in ARM



Example of Division in ARM

Arithmetic Operators

Division


In assembly we write:

```
UDIV R3, R2, R0
UDIV R4, R2, R1
UDIV R5, R1, R2
```

Address


Two-dimensional Space

- Memory Data
- 2. Memory Address
- 3. Memory Label



3/4=0

(zero result)



Bit

Example of Forcing Bits to 1 in ARM

R0 = 0000 0001 0001 0000


Bit Banging
Forcing bits to 1

R1 = 0000 0000 0001 0001

R3 = 1010 1011 1100 1101

R2 = 0000 0001 0001 0001

R4 = 1010 1011 1101 1101



In C we would write:


define MASK 0x0110
DestA = SrcA | MASK;
DestB = SrcB | MASK;

In assembly we write:

MOVW R0, #0x0110 ORR R2, R1, R0 ORR R4, R3, R0


Binary Numbers: a series of bits


Hexadecimal Numbers: a series of half-bytes



Example of Forcing Bits to 0 in ARM

Bit Banging
Forcing bits to 0





R0 = 0000 0001 0001 0000

~R0 = 1111 1110 1110 1111

R1 = 0000 0000 0001 0001

R3 = 1010 1011 1100 1101

In C we would write:

define MASK 0x0110

DestA = SrcA & ~MASK;
DestB = SrcB & ~MASK;

In assembly we write:

MOVW R0, #0x0110

MVN RØ, RØ

AND R2, R1, R0

AND R4, R3, R0

Binary Numbers: a series of bits

Hexadecimal Numbers: a series of half-bytes

R2 = 0000 0000 0000 0001

R4 = 1010 1010 1100 1101



Example of Flipping Bits in ARM

R0 = 0000 0001 0001 0000

Bit Banging Flipping bits

R1 = 0000 0000 0001 0001

R3 = 1010 1011 1100 1101

R2 = 0000 000<mark>1</mark> 000<mark>0</mark> 0001

R4 = 1010 101<mark>0</mark> 1101 1101



In C we would write:

define MASK 0x0110
DestA = SrcA ^ MASK;
DestB = SrcB ^ MASK:

In assembly we write:

MOVW R0, #0x0110 EOR R2, R1, R0 EOR R4, R3, R0

Binary Numbers: a series of bits

Hexadecimal Numbers: a series of half-bytes



I/O Devices

CPU

Outline

▶ Binary Logic Devices

Memory Construction

- Memory Space in ARM
- Memory-Centric Operations
- Memory-Mapped I/O Devices

▲ Address

Memory



- 2. Memory Address
- 3. Memory Label

FPU & ALU

CPU


Instructions/Data

accessed by the CPU


Address bus

М

Each I/O Module Has a Port ...





All Ports Are Connected by Data Buse ...



ARM Cortex has two internal buses


The ARM Advanced Microcontroller Bus Architecture (AMBA) is an open-standard, on-chip interconnect specification for the connection and management of functional blocks in system-on-a-chip (SoC) designs. It facilitates development of multiprocessor designs with large numbers of controllers and peripherals.






ARM Cortex supports Fast Interrupt Request


An **FIQ** is just a higher priority interrupt request, that is prioritized by disabling IRQ and other **FIQ** handlers during request servicing. Therefore, no other interrupts can occur during the processing of the active **FIQ** interrupt.






ARM Cortex supports Direct Memory Access


▶ Direct memory access (DMA) is a feature of microprocessor systems that allows certain hardware subsystems to access main system memory such as RAM (Random Access Memory) independently of the central processing unit (CPU).






ARM Cortex includes Debug Port

▶ JTAG (Joint Test Action Group) specifies the use of a dedicated debug port implementing a serial communications interface for low-overhead access without requiring direct external access to the system address and data buses.










Table of Pins' Usages

10	Pin	Analog Function	Digital Function (GPIOPCTL PMCx Bit Field Encoding) ^a											
10			1	2	3	4	5	6	7	8	9	14	15	
PA0	17	-	U0Rx	-	-	-	-	-	-	CAN1Rx	-	-	-	
PA1	18	-	UOTx	-	-	-	-	-	-	CAN1Tx	-	-	-	
PA2	19	-	-	SSIOClk	-	-	-	-	-	-	-	-	-	
PA3	20	-	-	SSIOFss	-	-	-	-	-	-	-	-	-	
PA4	21	-	-	SSI0Rx	-	-	-	-	-	-	-	-	-	
PA5	22	-	-	SSIOTx	-	-	-	-	-	-	-	-	-	
PA6	23	-	-	-	I2C1SCL	-	M1PWM2	-	-	-	-	-	-	
PA7	24	-	-	-	I2C1SDA	-	M1PWM3	-	-	-	-	-	-	
PB0	45	USBOID	U1Rx	-	-	-	-	-	T2CCP0	-	-	-	-	
PB1	46	USB0VBUS	U1Tx	-	-	-	-	-	T2CCP1	-	-	-	-	
PB2	47	-	-	-	I2C0SCL	-	-	-	T3CCP0	-	-	-	-	
PB3	48	-	-	-	I2C0SDA	-	-	-	T3CCP1	-	-	-	-	
PB4	58	AIN10	-	SSI2Clk	-	M0PWM2	-	-	T1CCP0	CAN0Rx	-	-	-	
PB5	57	AIN11	-	SSI2Fss	-	M0PWM3	-	-	T1CCP1	CAN0Tx	-	-	-	
PB6	1	-	-	SSI2Rx	-	MOPWMO	-	-	TOCCP0	-	-	-	-	
PB7	4	-	-	SSI2Tx	-	M0PWM1	-	-	TOCCP1	-	-	-	-	


10	Pin	Analog Function	Digital Function (GPIOPCTL PMCx Bit Field Encoding) ^a											
10			1	2	3	4	5	6	7	8	9	14	15	
PC0	52	-	TCK SWCLK	-	-	-	-	-	T4CCP0	-	-	-	-	
PC1	51	-	TMS SWDIO	-	-	-	-	-	T4CCP1	-	-	-	-	
PC2	50	-	TDI	-	-	-	-	-	T5CCP0	-	-	-	-	
PC3	49	-	TDO SWO	-	-	-	-	-	T5CCP1	-	-	-	-	
PC4	16	C1-	U4Rx	U1Rx	-	M0PWM6	-	IDX1	WT0CCP0	U1RTS	-	-	-	
PC5	15	C1+	U4Tx	U1Tx	-	M0PWM7	-	PhA1	WT0CCP1	U1CTS	-	-	-	
PC6	14	C0+	U3Rx	-	-	-	-	PhB1	WT1CCP0	USB0EPEN	-	-	-	
PC7	13	C0-	U3Tx	-	-	-	-	-	WT1CCP1	USB0PFLT	-	-	-	
PD0	61	AIN7	ss13Clk	SSI1Clk	I2C3SCL	M0PWM6	M1PWM0	-	WT2CCP0	-	-	-	-	
PD1	62	AIN6	SSI3Fss	SSI1Fss	I2C3SDA	M0PWM7	M1PWM1	-	WT2CCP1	-	-	-	-	
PD2	63	AIN5	SSI3Rx	SSI1Rx	-	M0FAULT0	-	-	WT3CCP0	USB0EPEN	-	-	-	
PD3	64	AIN4	SSI3Tx	SSI1Tx	-	-	-	IDX0	WT3CCP1	USB0PFLT	-	-	-	
PD4	43	USB0DM	U6Rx	-	-	-	-	-	WT4CCP0	-	-	-	-	
PD5	44	USB0DP	U6Tx	-	-	-	-	-	WT4CCP1	-	-	-	-	
PD6	53	-	U2Rx	-	-	M0FAULT0	-	PhA0	WT5CCP0	-	-	-	-	
PD7	10	-	U2Tx	-	-	-	-	PhB0	WT5CCP1	NMI	-	-	-	


10	Pin	Analog Function	Digital Function (GPIOPCTL PMCx Bit Field Encoding) ^a											
			1	2	3	4	5	6	7	8	9	14	15	
PE0	9	AIN3	U7Rx	-	-	-	-	-	-	-	-	-	-	
PE1	8	AIN2	U7Tx	-	-	-	-	-	-	-	-	-	-	
PE2	7	AIN1	-	-	-	-	-	-	-	-	-	-	-	
PE3	6	AIN0	-	-	-	-	-	-	-	-	-	-	-	
PE4	59	AIN9	U5Rx	-	I2C2SCL	MOPWM4	M1PWM2	-	-	CAN0Rx	-	-	-	
PE5	60	AIN8	U5Tx	-	I2C2SDA	M0PWM5	M1PWM3	-	-	CANOTX	-	-	-	
PF0	28	-	U1RTS	SSI1Rx	CAN0Rx	-	M1PWM4	PhA0	TOCCP0	NMI	C0o	-	-	
PF1	29	-	U1CTS	SSI1Tx	-	-	M1PWM5	PhB0	TOCCP1	-	C10	TRD1	-	
PF2	30	-	-	SSI1Clk	-	M0FAULT0	M1PWM6	-	T1CCP0	-	-	TRD0	-	
PF3	31	-	-	SSI1Fss	CAN0Tx	-	M1PWM7	-	T1CCP1	-	-	TRCLK	-	
PF4	5	-	-	-	-	-	M1FAULT0	IDX0	T2CCP0	USB0EPEN	-	-	-	








Blueprint of ARM Cortex M4's ADC

















Blueprint of QEI Block Diagram





Blueprint of Cortex M4's SSI



I/O Devices

CPU

Summary

Binary Logic Devices



- Memory Space in ARM
- **Memory-Centric Operations**
- Memory-Mapped I/O Devices



Memory


Two-dimensional Space

FPU & ALU

CPU

Instructions/Data

accessed by the CPU



- **Memory Address**
- 3. Memory Label

Address bus

М



Design, Machine, Control and Intelligence

"Ask not what your country can do for you – ask what you can do for your country," - John F. Kennedy

"Do not think that you are needy – think that you are needed in the world", - Manis Friedman

"Study will make you knowledgeable, resourceful, and hence more needed", - Xie Ming

Thank You for Listening!